

## Digitally Adjustable LCD Bias Supply


#### Abstract

General Description The MAX749 generates negative LCD-bias contrast voltages from 2 V to 6 V inputs. Full-scale output voltage can be scaled to -100 V or greater, and is digitally adjustable in 64 equal steps by an internal digital-toanalog converter (DAC). Only seven small surfacemount components are required to build a complete supply. The output voltage can also be adjusted using a PWM signal or a potentiometer. A unique current-limited control scheme reduces supply current and maximizes efficiency, while a high switching frequency (up to 500 kHz ) minimizes the size of external components. Quiescent current is only $60 \mu \mathrm{~A}$ max and is reduced to under $15 \mu \mathrm{~A}$ in shutdown mode. While shut down, the MAX749 retains the voltage set point, simplifying software control. The MAX749 drives either an external P-channel MOSFET or a PNP transistor.


Applications
Notebook Computers
Laptop Computers
Palmtop Computers
Personal Digital Assistants
Communicating Computers
Portable Data-Collection Terminals

| Features |
| :--- |
| Flexible Control of Output Voltage: |
| Digital Control |
| Potentiometer Adjustment |
| PWM Control |
| Output Voltage Range Set by One Resistor |

- Output Voltage Range Set by One Resistor
- Low, 60 AA Max Quiescent Current
- 15 AA Max Shutdown Mode
- Small Size - 8-Pin SO and Plastic DIP Packages


## Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX749CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX749CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX749C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{\star}$ |
| MAX749EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX749ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |

* Contact factory for dice specifications.

Typical Operating Circuit


Pin Configuration


## Digitally Adjustable LCD Bias Supply

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{+}$........................................................................3V, +7 V
CTRL, ADJ, FB, DLOW, DHI, CS........................0.3V, (V+ + 0.3V)
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
Plastic DIP (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .......... 727 mW SO (derate $5.88 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).
$\qquad$ .727 mW .471 mW

Operating Temperature Ranges:
MAX749C_A........................................................ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ MAX749E A $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range ........... ........ $\qquad$ $65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10sec) $\qquad$ ..$+300^{\circ} \mathrm{C}$ Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
$\left(2 \mathrm{~V}<\mathrm{V}_{+}<6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V+ Voltage |  |  | 2 |  | 6 | V |
| FB Source Current | IfBS | On power-up or reset, $\mathrm{V}_{\text {FB }}=0 \mathrm{~V}$ (Note 1) | 12.80 | 13.33 | 13.86 | $\mu \mathrm{A}$ |
| Zero-Count FB Current |  | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 0.45 |  | 0.55 | IfBS |
| Full-Count FB Current |  | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 1.43 |  | 1.53 | IfBS |
| FB Offset Voltage |  |  |  |  | $\pm 15$ | mV |
| DAC Step Size (Note 2) |  | Monotonicity guaranteed, $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 1.00 | 1.56 | 2.12 | \% ${ }_{\text {FBS }}$ |
| DAC Linearity (Note 2) |  | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  |  | $\pm 1$ | \% ${ }_{\text {FBS }}$ |
| Supply Rejection |  | $\mathrm{V}+=2 \mathrm{~V}$ to 6 V , full-count current |  |  | 1.5 | \% ${ }_{\text {FBS }}$ |
| Switching Frequency |  |  | 100 to 500 |  |  | kHz |
| Logic Input Current |  | OV < VIN < $\mathrm{V}_{+}$, CTRL, ADJ | $\pm 100$ |  |  | nA |
| Logic High Threshold (Note 3) | $\mathrm{V}_{\mathrm{IH}}$ | CTRL, ADJ | 1.6 |  |  | V |
| Logic Low Threshold (Note 3) | VIL | CTRL, ADJ |  |  | 0.4 | V |
| Quiescent Current |  |  |  |  | 60 | $\mu \mathrm{A}$ |
| Shutdown Current |  |  |  |  | 15 | $\mu \mathrm{A}$ |
| V+ to CS Voltage |  | Current-limit trip voltage | 110 | 140 | 180 | mV |
| DHI Source Current |  | $\mathrm{V}+=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHI}}=1 \mathrm{~V}$ | 24 | 50 |  | mA |
| DHI Drive Level |  | No load | $\mathrm{V}+\mathrm{-50mV}$ | V+ |  | V |
| DLOW On Resistance |  | $\mathrm{V}_{+}=2 \mathrm{~V}, \mathrm{~V}_{\text {DLOW }}=0.5 \mathrm{~V}$ |  | 5 | 10 | $\Omega$ |

Note 1: The device is in regulation when $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ (see Figures 3-6).
Note 2: These tests performed at $\mathrm{V}_{+}=3.3 \mathrm{~V}$. Operation over supply range is guaranteed by supply rejection test of full-count current.
Note 3: $\mathrm{V}_{\mathbb{I}}$ is guaranteed by design to be 1.8 V min for $\mathrm{V}_{+}=2 \mathrm{~V}$ to 6 V for $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$. $\mathrm{V}_{I L}$ is guaranteed by design from $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$.

## TIMING CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ \text { MIN MAX } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| Minimum Reset Pulse Width | tR | $\mathrm{V}+=2 \mathrm{~V}$ |  | 125 | 300 | 400 | ns |
|  |  | $\mathrm{V}+=5 \mathrm{~V}$ |  | 25 | 85 | 100 |  |
| Minimum Reset Setup | trs | Not tested | 0 |  |  | 0 | ns |
| Minimum Reset Hold | tRH | Not tested | 0 |  |  | 0 | ns |
| Minimum ADJ High Pulse Width | tsH | $\mathrm{V}+=2 \mathrm{~V}$ |  | 15 | 85 | 100 | ns |
|  |  | $\mathrm{V}+=5 \mathrm{~V}$ |  | 10 | 85 | 100 |  |
| Minimum ADJ Low Pulse Width | tSL | $\mathrm{V}+=2 \mathrm{~V}$ |  | 170 | 400 | 500 | ns |
|  |  | $\mathrm{V}+=5 \mathrm{~V}$ |  | 60 | 150 | 200 |  |
| Minimum ADJ Low to CTRL Low | tSD | $\mathrm{V}+=2 \mathrm{~V}$ |  | 70 | 200 | 250 | ns |
|  |  | $\mathrm{V}+=5 \mathrm{~V}$ |  | 20 | 85 | 100 |  |

$\qquad$

## Digitally Adjustable LCD Bias Supply



## Digitally Adjustable LCD Bias Supply



Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | V+ | +2V to +6V Input Voltage to power the MAX749 and external circuitry. When using an external <br> P-channel MOSFET, V+ must exceed the MOSFET's gate threshold voltage. |
| 2 | ADJ | Logic Input. When CTRL is high, a rising edge on ADJ increments an internal counter. When CTRL is <br> low, the counter is reset to mid-scale when ADJ is high. When ADJ is low, the counter does not <br> change (regardless of activity on CTRL) as long as V+ is applied. |
| 3 | CTRL | Logic Input. When CTRL and ADJ are low, the MAX749 is shut down, but the counter is not reset. <br> When CTRL is low, the counter is reset to mid-scale when ADJ is high. The device is always on when <br> CTRL is high. |
| 4 | FB | Feedback Input for output full-scale voltage selection. -VOUT(MAX) $=\left(R_{F B}\right) \times(20 \mu A)$ where RFB is <br> connected from FB to -VOuT. The device is in regulation when VFB $=0 \mathrm{~V}$. |
| 5 | GND | Ground |
| 7 | DHI | Output Driver Low. Connect to DHI when using an external P-channel MOSFET. When using an <br> external PNP transistor, connect a resistor RBASE from DLOW to the base of the PNP to set the maxi- <br> mum base-drive current. |
| 8 | CS | Output Driver High. Connect to the gate of the external P-channel transistor, or to the base of the <br> external PNP transistor. |
| Current-Sense Input. The external transistor is turned off when current through the sense resistor, <br> RSENSE, brings CS below V+ by 140mV (typ). |  |  |

## Digitally Adjustable LCD Bias Supply



Figure 1. Block Diagram, Showing External Circuitry Using a PNP Transistor

## Detailed Description

The MAX749 is a negative-output inverting power controller that can drive an external PNP transistor or Pchannel MOSFET. An external resistor and an internal DAC control the output voltage (Figure 1).
The MAX749 is designed to operate from 2 V to 6 V inputs, ideal for operation from low-voltage batteries. In systems with higher-voltage batteries, such as notebook computers, the MAX749 may also be operated from the regulated +5 V supply. A high-efficiency +5 V regulator, such as the MAX782, is an ideal source for the MAX749. In this example, the MAX749 efficiency ( $80 \%$ ) is compounded with the MAX782 efficiency (95\%): $80 \% \times 95 \%=76 \%$, which is still high.

Operating Principle
The MAX749 and the external components shown in the Typical Operating Circuit form a flyback converter. When the external transistor is on, current flows through the current-sense resistor, the transistor, and the coil. Energy is stored in the core of the coil during this phase, and the diode does not conduct. When the transistor
turns off, current flows from the output through the diode and the coil, driving the output negative. Feedback control adjusts the external transistor's timing to provide a regulated negative output voltage.
The MAX749's unique control scheme combines the ultra-low supply current of pulse-skipping, pulse-frequency modulation (PFM) converters with the high fullload efficiency characteristic of pulse-width modulation (PWM) converters. This control scheme allows the device to achieve high efficiency over a wide range of loads. The current-sense function and high operating frequency allow the use of tiny external components.
Switching control is accomplished through the combination of a current limit in the switch plus on- and offtime limits (Figure 2).
Once turned on, the transistor stays on until either:

- the maximum on-time one-shot turns it off ( $8 \mu \mathrm{~s}$ later), or
- the switch current reaches its limit (as determined by the current-sense resistor and the current comparator).


## Digitally Adjustable LCD Bias Supply



Figure 2. Switch-Mode Power-Supply Section Block Diagram

Once turned off, a one-shot holds the switch off for a minimum of $1 \mu \mathrm{~s}$, and the switch either stays off (if the output is in regulation), or turns on again (if the output is out of regulation).
With light loads, the transistor switches for one or more cycles and then turns off, much like a traditional PFM converter. With heavy loads, the transistor stays on until the switch current reaches the current limit; it then shuts off for $1 \mu \mathrm{~s}$, and immediately turns on again until the next time the switch current reaches its limit. This cycle repeats until the output is in regulation.

## Output Voltage Control

The output voltage is set using a single external resistor and the internal current-output DAC (Figure 1). The fullscale output voltage is set by selecting the feedback resistor, $\mathrm{R}_{\mathrm{FB}}$. The output voltage is controlled from $33 \%$ to $100 \%$ of the full-scale output by an internal 64 -step DAC/counter.
On power-up or after a reset, the counter sets the DAC output to mid-range. Each rising edge of ADJ incre-
ments the DAC output. When incremented beyond full scale, the counter rolls over and sets the DAC to the minimum value. In this way, a single pulse applied to ADJ increases the DAC set point by one step, and 63 pulses decrease the set point by one step.
Table 1 is the logic table for the CTRL and ADJ inputs, which control the internal DAC and counter. Figures 3-7 show various timing specifications and different ways of incrementing and resetting the DAC, and of placing it in the low-power standby mode. As long as the timing specifications for ADJ and CTRL are observed, any sequence of operations can be implemented.
Table 1. Input Truth Table

| ADJ | CTRL | RESULT |
| :---: | :---: | :--- |
| Low | Low | Shut down |
| High | Low | Reset counter to mid-range. The <br> device is not shut down. |
| X | High | On |
|  | High | Increment the counter |

## Digitally Adjustable LCD Bias Supply



Figure 3. Shutdown-Reset-On-Shutdown Sequence of Operation. The device is not shut down during reset.


Figure 4. Count-Up Operation


Figure 5. Reset Sequence without Shutdown. The device is not shut down during reset.


Figure 6. Reset Sequence with Shutdown

In Figure 3, the MAX749 is reset when it is taken out of shutdown, which sets the output at mid-scale. Figure 4 shows how to increment the counter. Figure 5 illustrates a reset without shutting the device down.
Figure 7 provides an example of a sequence of operations: Starting from shutdown, the device is turned on, incremented, reset to mid-scale without being shut down, incremented again, and finally shut down.

## Shutdown Mode

When CTRL and ADJ are both low, the MAX749 is shut down (Table 1): The internal reference and biasing circuitry turn off, the output voltage drops to zero, and the supply current drops to $15 \mu \mathrm{~A}$. The MAX749 retains its DAC setting, simplifying software control.

Reset Mode
If ADJ is high when CTRL is low, the DAC set point is reset to mid-scale and the MAX749 is not shut down. Mid-scale is 32 steps from the minimum, 31 steps from the maximum.

Design Procedure and Component Selection

Setting the Output Voltage
The MAX749's output voltage is set using an external resistor and the internal current-output DAC. The fullscale output voltage is set by selecting the feedback resistor $\mathrm{R}_{\mathrm{FB}}$ according to the formula:

$$
-\mathrm{V}_{\mathrm{OUT}(\mathrm{MAX})}=\mathrm{R}_{\mathrm{FB}} \times 20 \mu \mathrm{~A} \text { (Figure 1). }
$$

The device is in regulation when $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$.

## DAC Adjustment

On power-up or after a reset, the counter sets the DAC output to mid-range, and $-\mathrm{V}_{\mathrm{OUT}}=\mathrm{R}_{\mathrm{FB}} \times 13.33 \mu \mathrm{~A}$. Each rising edge of ADJ increments the counter (and therefore the DAC output) in the direction of - $V_{\text {OUT(MAX) }}$ by one count. When incremented beyond $-\mathrm{V}_{\text {OUT(MAX) }}$, the


Figure 7. Control Sequence Example (see Output Voltage Control section)

# Digitally Adjustable LCD Bias Supply 



Figure 8. Using a Potentiometer to Adjust the Output Voltage
counter rolls over and sets the DAC to $-\mathrm{V}_{\text {OUT(MIN) }}$, where $-\mathrm{V}_{\text {OUT(MIN) }}=\mathrm{R}_{\mathrm{FB}} \times 6.66 \mu \mathrm{~A}$. In other words, a single rising edge of ADJ increments the DAC output by one, and 63 rising edges of ADJ decrement the DAC output by one.

## Potentiometer Adjustment

It is also possible to adjust the output voltage using a potentiometer instead of the internal DAC (Figure 8). On power-up ( $\mathrm{V}_{+}$applied), the internal current source is set to mid-scale, or $13.33 \mu \mathrm{~A}$. Choose R1 and R2 with the following equations:

$$
\begin{aligned}
& \text { R1 }=-\mathrm{V}_{\text {OUT(MIN })} / 13.33 \mu \mathrm{~A} \\
& \mathrm{R} 2=-\mathrm{V}_{\text {OUT(MAX) }} / 13.33 \mu \mathrm{~A}-\mathrm{R} 1 .
\end{aligned}
$$

Where the potentiometer can be varied from 0 (producing $\mathrm{V}_{\text {OUT(MIN) }}$ ) to R2 $\Omega$ (producing $\mathrm{V}_{\text {OUT(MAX) }}$ ). Notice that ADJ is connected to ground, allowing the device to be shut down.

PWM Adjustment A positive pulse-width modulated (PWM) logic signal (e.g., from a microcontroller) can control the MAX749's output voltage. Use the PWM signal to pull up the FB pin through a suitable resistor. An RC network on the PWM output would also be required. In this configuration, the longer the PWM signal remains high, the more negative the MAX749's output will be driven.

## Current-Sense Resistor

The current-sense resistor limits the peak switch current to $140 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$, where $\mathrm{R}_{\text {SENSE }}$ is the value of the current-sense resistor, and 140 mV is the typical cur-rent-sense comparator threshold (see V+ to CS Voltage in the Electrical Characteristics).
To maximize efficiency and reduce the size and cost of the external components, minimize the peak current. However, since the output current is a function of the peak current (Figures 9a-9e), the limit should not be set too low.
No calculations are required to choose the proper cur-rent-sense resistor; simply follow this two-step procedure:

1. Determine:

- the minimum input voltage, $\mathrm{V}_{\operatorname{IN}(\mathrm{MIN}) \text {, }}$
- the maximum output voltage, $\mathrm{V}_{\text {OUT(MAX) }}$, and
- the maximum output current, IOUT(MAX).

For example, assume that the output voltage must be adjustable to $-24 \mathrm{~V}\left(\mathrm{~V}_{\text {OUT }}(\mathrm{MAX})=-24 \mathrm{~V}\right)$ at up to 30 mA (IOUT(MAX) $=30 \mathrm{~mA}$ ). The supply voltage ranges from 4.75 V to $6 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{IN}(\mathrm{MIN})}=4.75 \mathrm{~V}\right)$.
2. In Figures 9a-9e, locate the graph drawn for the appropriate output voltage (which is either the desired output voltage or, if that is not shown, the graph for the nearest voltage more negative than the desired output). On this graph find the curve for the highest R RENSE (the lowest current limit) with an output current that is adequate at the lowest input voltage.
In this example, select the -24 V output graph, Figure 9d. We then want a curve where lout is $\geq 30 \mathrm{~mA}$ with a 4.75 V input. The $0.3 \Omega$ RSENSE graph shows 25 mA of output current with a 4.75 V input, so we look next at the $0.25 \Omega$ $\mathrm{R}_{\text {SENSE }}$ graph. It shows lout $=30 \mathrm{~mA}$ for $\mathrm{V}_{\text {IN }}=4.75 \mathrm{~V}$ and $V_{\text {OUT }}=-24 \mathrm{~V}$. Therefore select $\mathrm{R}_{\text {SENSE }}=0.25 \Omega$. This provides a current limit in the range 440 mA to 720 mA .
Alternatively, a $0.2 \Omega$ sense resistor can be used. This gives a current limit in the range 550 mA to 900 mA , but enables over 40 mA to be generated at -24 V with input voltages down to 4.5 V . A $0.2 \Omega$ resistor may be easier to obtain than an $0.25 \Omega$ resistor.
The theoretical design curves shown in Figures 9a-9e assume the minimum (worst-case) value for the currentlimit comparator threshold. Having selected the cur-rent-sense resistor, the maximum current limit is given by $180 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$. Use the maximum current-limit figure when choosing the transistor, coil, and diode.
IRC (see Table 2) makes surface-mount resistors with preferred values including: $0.1 \Omega, 0.2 \Omega, 0.3 \Omega, 0.5 \Omega$, and $1.0 \Omega$.

## Digitally Adjustable LCD Bias Supply

## Choosing an Inductor

Practical inductor values range from $22 \mu \mathrm{H}$ to $100 \mu \mathrm{H}$, and $47 \mu \mathrm{H}$ is normally a good choice. Inductors with a ferrite core or equivalent are recommended. The inductor's saturation current rating - the current at which the core begins to saturate and the inductance falls to $80 \%$ or $90 \%$ of its nominal value - should ideally equal the current limit (see Current-Sense Resistor section). However, because the current is limited by the MAX749, the inductor can safely be driven into saturation with only a slight impact on efficiency.
For highest efficiency, use a coil with low resistance, preferably under $300 \mathrm{~m} \Omega$. To minimize radiated noise, use a toroid, pot-core, or shielded inductor.


Figure 9a. Maximum Output Current vs. Input Voltage,
$V_{\text {OUT }}=-5 \mathrm{~V}$


Figure 9b. Maximum Output Current vs. Input Voltage,
VOUT $=-12 \mathrm{~V}$


Figure 9c. Maximum Output Current vs. Input Voltage, VOUT $=-15 \mathrm{~V}$


Figure 9d. Maximum Output Current vs. Input Voltage, VOUT $=-24 \mathrm{~V}$


Figure 9e. Maximum Output Current vs. Input Voltage, $V_{\text {OUT }}=-48 \mathrm{~V}$

# Digitally Adjustable LCD Bias Supply 

The Sumida CD54-470N $(47 \mu \mathrm{H}, 720 \mathrm{~mA}, 370 \mathrm{~m} \Omega)$ is suitable for a wide range of applications, and the larger CD105-470N $(47 \mu \mathrm{H}, 1.17 \mathrm{~A}, 170 \mathrm{~m} \Omega)$ permits higher current levels and efficiencies.

## Diode Selection

The MAX749's high switching frequency demands a highspeed rectifier. Schottky diodes such as the 1N58171N5822 family are recommended. Choose a diode with an average current rating approximately equal to the peak current, as determined by $180 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$ and a breakdown voltage greater than $\mathrm{V}++\mathrm{I}-\mathrm{V}$ OUTMAXI.

## External Switching Transistor

The MAX749 can drive a PNP transistor or a P-channel logic-level MOSFET. The choice of a power switch is dictated by the input voltage range, cost, and efficiency. MOSFETs provide the highest efficiency because they do not draw any DC gate-drive current (see Typical Operating Characteristics graphs). However, a gatesource voltage of several volts is needed to turn on a MOSFET, so a 5V or greater input supply is required (although this restriction may change as lower-threshold P-channel MOSFETs become available). PNP transistors, meanwhile, may be used over the entire 2 V to 6 V operating voltage range of the MAX749.
When using a MOSFET, connect DHI and DLOW to its gate (see Typical Operating Circuit). When using a PNP transistor, connect DHI to its base, and connect a resistor between the base and DLOW (R $\mathrm{R}_{\mathrm{BASE}}$ ) (Figure 1). The PNP transistor is turned off quickly by the direct pull-up of DHI, and turned on by the base current provided through $R_{\text {BASE. }}$ This resistor limits the transistor's basedrive current to $\left(\mathrm{V}_{I N}-140 \mathrm{mV}-\mathrm{V}_{\mathrm{BE}}\right) / R_{\mathrm{BASE}}$, where $\mathrm{V}_{I N}$ is the input voltage, 140 mV is the drop across $\mathrm{R}_{\text {SENSE }}, \mathrm{V}_{\mathrm{BE}}$ is the transistor's base-emitter voltage, and R RASE is the current-limiting resistor. For maximum efficiency, make $R_{\text {BASE }}$ as large as possible, but small enough so that the transistor is always driven into saturation.
Highest efficiency with a PNP transistor comes from using a device with a low collector-emitter saturation voltage and a high current gain. Use a fast-switching type. For example the Zetex ZTX792A has switching speeds of 40 ns ( $\mathrm{t}_{\mathrm{ON}}$ ) and 500 ns ( $\mathrm{t}_{\mathrm{OFF}}$ ).
The transistor must have a collector-to-emitter (PNP) or drain-to-source (MOSFET) voltage rating greater than the input-to-output voltage differential ( $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}$ ). In either case the transistor must have a current rating that exceeds the peak current set by the current-sense resistor.
PNP transistors are generally less expensive than Pchannel MOSFETs. Table 2 lists some suppliers of switching transistors suitable for use with the MAX749.

## Table 2. Component Suppliers

| SUPPLIER | PHONE | FAX |
| :---: | :---: | :---: |
| INDUCTORS |  |  |
| Coiltronics | (305) 781-8900 | (305) 782-4163 |
| Gowanda | (716) 532-2234 | (716) 532-2702 |
| Sumida USA | (708) 956-0666 | (708) 956-0702 |
| Sumida Japan | 81-3-3607-511 | 81-3-3607-5428 |
| CAPACITORS |  |  |
| Kemet | (803) 963-6300 | (803) 963-6322 |
| Matsuo | (714) 969-2491 | (714) 960-6492 |
| Nichicon | (708) 843-7500 | (708) 843-2798 |
| Sprague | (603) 224-1961 | (603) 224-1430 |
| Sanyo USA | (619) 661-6322 |  |
| Sanyo Japan | 81-3-3837-6242 |  |
| United Chemi-Con | (714) 255-9500 | (714) 255-9400 |
| DIODES |  |  |
| Motorola | (800) 521-6274 |  |
| Nihon USA | (805) 867-2555 | (805) 867-2698 |
| Nihon Japan | 81-3-3494-7411 | 81-3-3494-7414 |
| POWER TRANSISTORS - MOSFETS |  |  |
| Harris | (407) 724-3739 | (407) 724-3937 |
| International Rectifier | (213) 772-2000 | (213) 772-9028 |
| Siliconix | (408) 988-8000 | (408) 727-5414 |
| POWER TRANSISTORS - PNP TRANSISTORS |  |  |
| Zetex USA | (516) 543-7100 | (516) 864-7630 |
| Zetex UK | 44 (61) 7275105 | 44 (61) 6275467 |
| CURRENT-SENSE RESISTORS |  |  |
| IRC | (512) 992-7900 | (512) 992-3377 |

Base Resistor
The base resistor, R RASE in Figure 1, controls the amount of base current in the PNP transistor. A low value for R RASE increases base drive, which provides higher output currents and compensates for lower input voltages, but decreases efficiency. Conversely, a high R RASE value increases efficiency but reduces the output capability, especially at low voltages. When using high-gain transistors, e.g. the Zetex ZTX750 or ZTX792, typical values for $R_{\text {BASE }}$ are in the $150 \Omega$ to $510 \Omega$ range, but will depend on the required input voltage range and output current (see Typical Operating Characteristics). Lower-gain transistors require lower values for R RASE and are less efficient. Larger $R_{\text {BASE }}$ values are suitable if less output power is required.

# Digitally Adjustable LCD Bias Supply 

Capacitors
Output Filter Capacitor
A $22 \mu \mathrm{~F}, 30 \mathrm{~V}$ surface-mount (SMT) tantalum output filter capacitor typically maintains 100 mVp -p output ripple when generating -24 V at 40 mA from a 5 V input. Smaller capacitors, down to $10 \mu \mathrm{~F}$, may be used for light loads in applications that can tolerate higher output ripple. Surface-mount capacitors are generally preferred because they lack the inductance and resistance of the leads of their through-hole equivalents.

## Input Bypass Capacitor

A $22 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic normally provides sufficient bypassing. Mount the $0.1 \mu \mathrm{~F}$ capacitor very close to the IC. Larger capacitors may be needed if the incoming supply has high impedance. Less bypass capacitance is acceptable if the circuit is run off a low-impedance supply. Begin prototyping with a large bypass capacitor; when the circuit is working, reduce the bypass to the smallest value that gives good results. Although bench power supplies have low impedance at DC, they often have high impedance at the frequencies used by switching DC-DC converters.
The effective series resistance (ESR) of both the bypass and filter capacitors affects efficiency. Best performance is obtained by doubling up on the filter capacitors or using low-ESR types.
The smallest low-ESR SMT capacitors currently available are Sprague 595D series, which are about half the size of competing products. Sanyo OS-CON organic semiconductor through-hole capacitors also exhibit low ESR, and are especially useful when operation below $0^{\circ} \mathrm{C}$ is required. Table 2 lists the phone numbers of these and other manufacturers.

## Compensation Capacitor

The high value of the feedback resistor makes the feedback loop susceptible to phase lag if parasitic capacitance is present at the FB pin. To compensate for this, it may be necessary to connect a capacitor, $\mathrm{C}_{\text {COMP }}$, in parallel with $\mathrm{R}_{\mathrm{FB}}$. Although $\mathrm{C}_{\text {COMP }}$ is normally not required, the value of $\mathrm{C}_{\text {Comp }}$ depends upon the value of $R_{F B}$ and on the individual circuit layout-typical values range from $0 p F$ to 220pF.

PC Layout and Grounding
Due to high current levels and fast switching waveforms, proper PC board layout is essential. In particular, keep all leads short, especially the lead connected to the FB pin and those connecting Q1, L1, and D1 together. Mount the RFB resistor very close to the IC.
Use a star ground configuration: Connect the ground lead of the input bypass capacitor, the output capacitor, and the inductor at a common point next to the GND pin of the MAX749. Additionally, connect the positive lead of the input bypass capacitor as close as possible to the $\mathrm{V}_{+}$pin of the IC.

Chip Topography


TRANSISTOR COUNT: 521; SUBSTRATE CONNECTED TO GND.

## Digitally Adjustable LCD Bias Supply

MAX749
Package Information

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | - | 0.200 | - | 5.08 |
| A1 | 0.015 | - | 0.38 | - |
| A2 | 0.125 | 0.175 | 3.18 | 4.45 |
| A3 | 0.055 | 0.080 | 1.40 | 2.03 |
| B | 0.016 | 0.022 | 0.41 | 0.56 |
| B1 | 0.045 | 0.065 | 1.14 | 1.65 |
| C | 0.008 | 0.012 | 0.20 | 0.30 |
| D1 | 0.005 | 0.080 | 0.13 | 2.03 |
| E | 0.300 | 0.325 | 7.62 | 8.26 |
| E1 | 0.240 | 0.310 | 6.10 | 7.87 |
| e | 0.100 | - | 2.54 | - |
| eA | 0.300 | - | 7.62 | - |
| eB | - | 0.400 | - | 10.16 |
| L | 0.115 | 0.150 | 2.92 | 3.81 |

$$
\begin{gathered}
\text { Plastic DIP } \\
\text { PLASTIC } \\
\text { DUAL-IN-LINE } \\
\text { PACKAGE } \\
\text { (0.300 in.) }
\end{gathered}
$$

| PKG. | DIM | PINS | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |
| P | D | 8 | 0.348 | 0.390 | 8.84 | 9.91 |
| P | D | 14 | 0.735 | 0.765 | 18.67 | 19.43 |
| P | D | 16 | 0.745 | 0.765 | 18.92 | 19.43 |
| P | D | 18 | 0.885 | 0.915 | 22.48 | 23.24 |
| P | D | 20 | 1.015 | 1.045 | 25.78 | 26.54 |
| N | D | 24 | 1.14 | 1.265 | 28.96 | 32.13 |


$\qquad$

